Questo sito utilizza cookie di terze parti per inviarti pubblicità in linea con le tue preferenze. Se vuoi saperne di più clicca QUI 
Chiudendo questo banner, scorrendo questa pagina, cliccando su un link o proseguendo la navigazione in altra maniera, acconsenti all'uso dei cookie. OK

Design of Analog Integrated Circuits Robust to RF Interference

This work is aimed to provide analysis tools and criteria which can be employed in the design of analog integrated circuits robust to Electromagnetic Interference (EMI). To this purpose, the nonlinear effects which are induced by EMI in the operation of analog circuits are investigated and related to design parameters and parasitic elements.

In particular, the effects of Radio-Frequency interference (RFI) which is superimposed onto the input voltages and/or onto the power supply rails of opamp-based analog circuits are considered.
To this purpose, a two-input Volterra series model, which is suitable to the prediction of distortion induced by RFI superimposed onto the input terminals of opamp-based circuit, and a three-input Volterra series model, which is suitable to the prediction of the effects of RFI superimposed both onto the opamp input voltages and onto the power supply rails, are proposed.
Furthermore, a numerical large-signal model which has been proposed in the literature by Fiori is extended in order to provide closed-form prediction of the RFI-induced phenomena in opamp circuits under large-signal EMI excitation.

On the basis of these analysis tools, the relation between opamp
configuration, opamp parameters, parasitic elements and susceptibility to EMI is highlighted and the main issues in the design of opamp circuits robust to EMI are discussed. Moreover, an opamp input stage which is intrinsically robust to EMI is presented and its operation principle is discussed on the basis of the models of RFI-induced distortion phenomena in opamp circuits which have been proposed.

Mostra/Nascondi contenuto.
Chapter 1 Introduction The most recent achievements of silicon CMOS technology in terms of geometri- cal scaling and versatility have paved the way to the low cost integration of high performance electronic systems on a single chip (System on a Chip, SoC) and have brought about new challenges in present day microelectronic design. The fully integration on a single chip of complex systems which include digital, analog, power and RF sections, however, requires a completely new approach in integrated circuit (IC) design [1, 2, 3, 4]. In fact, while traditional IC design is mainly addressed to the optimization in terms of performance of each single function, SoC design should be firstly aware of the overall system integration and of the final application environment. To this purpose, new requirements and new design tradeoffs arise. The aspects related to chip-level Electromagnetic Compatibility (EMC) [5], i.e. with the adverse effects which may be induced by the unintentional generation, propagation and reception of electromagnetic energy within an integrated circuit, deserve a special attention in complex SoC design. These aspects cover both the adverse effects which are induced in IC operation by electromagnetic energy collected from the external environment (inter-EMC, susceptibility), the adverse effects which may by induced in the external environment by IC operation (inter-EMC, emission) and the adverse effects which are induced by IC operation in different sections within the same IC (intra-EMC). The susceptibility of IC cells to Radio-Frequency Interference (RFI), in partic- ular, has proven to be among the major threats to SoC reliable operation in both intra-EMC and inter-EMC aspects. In fact, with reference to the typical SoC con- figuration shown in Fig.1.1, it can be observed that potential sources of interference as high-frequency synchronous digital circuits, RF power amplifiers and switching power supplies are located very close to susceptible circuitry and RF disturbances can easily couple with nominal signal paths through on-chip metal interconnections, I/O pads or via the silicon substrate. 1

Tesi di Dottorato

Dipartimento: Elettronica

Autore: Paolo Stefano Crovetti Contatta »

Composta da 158 pagine.


Questa tesi ha raggiunto 1216 click dal 10/01/2005.


Consultata integralmente 7 volte.

Disponibile in PDF, la consultazione è esclusivamente in formato digitale.