Skip to content

Design techniques for secure cryptographic circuits in deep submicron technologies